EP80579 Datasheet, PDF (989/1916 Pages) Intel Corporation – Intel® EP80579 Integrated Processor Product Line

Intel^® EP80579 Integrated Processor
26.2.1.18 Offset 52h: PM_CAP - Power Management Capabilities Register
Normally, this register is read-only to report capabilities to the power management
software. In order to report different power management capabilities depending on the
system in which CMI is used, bits 15:11 and 08:06 in this register are writable when
the WRT_RDONLY bit in Table 26-32, “Offset 80h: AC - Access Control Register” on
page 999 is set. The value written to this register does not affect the hardware other
than changing the value returned during a read.
Reset: core well, but not D3-to-D0.
Table 26-20. Offset 52h: PM_CAP - Power Management Capabilities Register
Description:
View: PCI
BAR: Configuration
Bus:Device:Function: 0:29:7
Offset Start: 52h
Offset End: 53h
Size: 16 bit
Default: C9C2h
Power Well: Core
Bit Range
15 :11
10
09
08 :06
05
04
03
02 :00
Bit Acronym
Bit Description
Sticky
PME_Support
This 5-bit field indicates the power states in which the
function may assert PME#. The CMI EHC does not support
the D1 or D2 states. For all other states, the CMI EHC is
capable of generating PME#. Software must never need to
modify this field.
Note: These bits are writable (RW) when D29:F7:80h, bit
0 is 1
D2_Support The D2 state is not supported. It is hardwired to ‘0’.
D1_Support The D1 state is not supported.It is hardwired to ‘0’.
Aux_Current
EHC reports 375 mA maximum Suspend well current
required when in the D3_COLD state. This value can be
written by BIOS when a more accurate value is known.
Note: These bits are writable (RW) when D29:F7:80h, bit
0 is 1
DSI
Reports 0, indicating that no device-specific initialization is
required. It is hardwired to ‘0’.
Reserved Reserved.
PME_Clock
Reports 0, indicating that no PCI clock is required to
generate PME#. It is hardwired to ‘0’.
Version
Reports 010, indicating that it complies with Revision 1.1
of the PCI Power Management Specification. It is
hardwired to ‘010’.
Bit Reset
Value
11001b
0b
0b
111b
0b
0b
0b
010b
Bit Access
RWL
RO
RO
RWL
RO
RO
RO
RO
August 2009
Order Number: 320066-003US
Intel^® EP80579 Integrated Processor Product Line Datasheet
989