English
Language : 

EP80579 Datasheet, PDF (1068/1916 Pages) Intel Corporation – Intel® EP80579 Integrated Processor Product Line
Intel® EP80579 Integrated Processor
Table 27-18. Offset 2Ch: PMBASE_GPE0_EN - General Purpose Event 0 Enables Register
(Sheet 2 of 2)
Description:
View: PCI
Size: 32 bit
BAR: PMBASE (IO)
Default: 00000000h
Bus:Device:Function: 0:31:0
Offset Start: 2Ch
Offset End: 2Ch
Power Well: Resumea
Bit Range
04
03
Bit Acronym
Bit Description
Sticky
Reserved
USB1_EN
Reserved
0 = Disable.
1 = Enables the setting of the USB1_STS to generate a
wake event.
The USB1_STS bit is set anytime USB controller 1
signals a wake event. Break events are handled via the
USB interrupt.
Bit Reset
Value
0h
0h
Bit Access
RW
Note: There is no support for wake from USB when in
S3/S4/S5.
This bit controls the polarity of the PROCHOT# pin
needed to set the PROCHOT_STS bit.
02
PROCHOT_POL
0=
Low value on the PROCHOT# signal will set the
PROCHOT_STS bit.
1 = HIGH value on the PROCHOT# signal will set the
PROCHOT_STS bit.
01
Reserved Reserved
0 = Disable.
1 = Active assertion of the PROCHOT# signal (as
00
PROCHOT_EN
defined by the PROCHOT_POL bit) will set the
PROCHOT_STS bit and generate a power
management event (SCI or SMI).
a. Bits 0-7: Resume; Bits 8, 10-11, 13: RTC; Bits 9, 12, 16-31: Resume
0h
RW
0h
0h
RW
27.3.3.9
Note:
Offset 30h: SMI_EN - SMI Control and Enable Register
This register is symmetrical to the SMI Status Register.
Table 27-19. Offset 30h: SMI_EN - SMI Control and Enable Register (Sheet 1 of 3)
Description:
View: PCI
BAR: PMBASE (IO)
Bus:Device:Function: 0:31:0
Offset Start: 30h
Offset End: 30h
Size: 32 bit
Default: 00000000h
Power Well: Core
Bit Range
31 : 19
18
17
16 : 15
Bit Acronym
Bit Description
Sticky
Reserved
INTEL_
USB2_EN
LEGACY_
USB2_EN
Reserved
Reserved
0 = Disables Intel-Specific USB 2.0 SMI logic.
1 = Enables Intel-Specific USB 2.0 SMI logic to cause
SMI#.
0 = Disable
1 = Enables legacy USB 2.0 logic to cause SMI#.
Reserved
Bit Reset
Value
0h
0h
0h
0h
Bit Access
RW
RW
Intel® EP80579 Integrated Processor Product Line Datasheet
1068
August 2009
Order Number: 320066-003US