English
Language : 

EP80579 Datasheet, PDF (1234/1916 Pages) Intel Corporation – Intel® EP80579 Integrated Processor Product Line
Intel® EP80579 Integrated Processor
The fields shaded in grey are required in all PCI devices, and the other fields are
optional. In each device section (below) the implemented fields are listed. An
explanation of various PCI registers is provided below:
1. Vendor ID This uniquely identifies all Intel PCI products. A value of 0x8086 is the
default for this field upon power up.
2. Device ID This uniquely identifies the Device.
3. Command Reg.Layout is shown below. Un-used bits are hard-wired to 0.
Figure 35-1. PCI Configuration Command Register Layout
Bit(s)
0
1
2
Initial
Value
0
0
0
3
0
4
0
5
0
6
0
7
0
8
0
9
0
10
0
15:10
0
Description
I/O Access Enable
Memory Access Enable
Enable Mastering; Device in PCI-X mode
is permitted to initiate a Split Completion
transaction regardless of the state of this bit
Special Cycle Monitoring
Memory Write and Invalidate Enable,
ignored by the device in PCI-X mode
Palette Snoop Enable
Parity Error Response
Wait Cycle Enable
SERR# Enable
Fast Back-to-Back Enable, ignored by the
device in PCI-X mode
Interrupt Disable.
Reserved
4. Status Register Layout is shown below. Shaded bits are not used by this
implementation and are hard–wired to 0.
.
Figure 35-2. PCI Configuration Status Register Layout
Bit(s)
2:0
3
4
Initial
Value
0
0
1
5
1
6
0
7
0
8
0
10:9
01
11
0
12
0
13
0
14
0
15
0
Description
Reserved
Interrupt Status.
New Capabilities: Indicates that a device
implements Extended Capabilities. A device
sets this bit, and implements a capabilities
list, to indicate that it supports PCI Power
Management, PCI-X, and message signaled
interrupts.
66MHz Capable
UDF Supported
Fast Back-to-Back Capable, This bit must be
set to 0 in PCI-X mode.
Data Parity Reported
DEVSEL Timing (indicates medium
device): Indicates conventional DEVSEL
timing regardless of the operating mode.
Signaled Target Abort
Received Target Abort
Received Master Abort
Signaled System Error
Detected Parity Error
Intel® EP80579 Integrated Processor Product Line Datasheet
1234
August 2009
Order Number: 320066-003US