English
Language : 

EP80579 Datasheet, PDF (1003/1916 Pages) Intel Corporation – Intel® EP80579 Integrated Processor Product Line
Intel® EP80579 Integrated Processor
26.3.1.2
Offset 02h: HCIVERSION - Host Controller Interface Version Number
Register
This is a 2-byte register containing a BCD encoding of the version number of interface
to which this host controller interface conforms.
Table 26-36. Offset 02h: HCIVERSION - Host Controller Interface Version Number Register
Description:
View: PCI
BAR: MBAR
Bus:Device:Function: 0:29:7
Offset Start: 02h
Offset End: 03h
Size: 16 bit
Default: 0100h
Power Well: Core
Bit Range
15 :00
Bit Acronym
Bit Description
Sticky
HCIVERSION
Host Controller Interface Version Number: This is a
two-byte register containing a BCD encoding of the
version number of interface to which this host controller
interface conforms.
Bit Reset
Value
0100h
Bit Access
RO
26.3.1.3
Offset 04h: HCSPARAMS - Host Controller Structural Parameters
Register
This is a set of fields that are structural parameters: Number of downstream ports, etc.
Some fields in this register are writable when the WRT_RDONLY bit is set. Fields that
are described as “hardwired” are never writable. This register is implemented in the
suspend well to avoid having to reload the parameters following a system sleep state in
which the core power is removed.
Table 26-37. Offset 04h: HCSPARAMS - Host Controller Structural Parameters Register
(Sheet 1 of 2)
Description: Reset: Suspend well reset, but not D3-to-D0 reset or HCRESET.
View: PCI
BAR: MBAR
Bus:Device:Function: 0:29:7
Offset Start: 04h
Offset End: 07h
Size: 32 bit
Default: 01001202h
Power Well: Suspend
Bit Range
31 :24
23 :20
19 :17
16
15 :12
Bit Acronym
Bit Description
Sticky
Reserved Reserved.
DP_N
Debug Port Number: Hardwired to 1h, indicating that
the Debug Port is on the lowest numbered port.
Reserved Reserved.
Port Indicators: This bit indicates whether the ports
P_INDICATOR
support port indicator control. CMI USB 2.0 Controller
does not support Port Indicator LEDs, and this bit is hard
wired to ‘0’.
N_CC
Number of Companion Controllers: This field indicates
the number of companion controllers associated with this
USB 2.0 host controller.
A zero in this field indicates there are no companion host
controllers. Port-ownership hand-off is not supported.
Only high-speed devices are supported on the host
controller root ports.
A value larger than zero in this field indicates there are
companion USB 1.1 host controller(s). Port-ownership
hand-offs are supported. High, Full- and Low-speed
devices are supported on the host controller root ports.
Bit Reset
Value
00h
0001b
000b
0h
0001b
Bit Access
RO
RO
RWS
August 2009
Order Number: 320066-003US
Intel® EP80579 Integrated Processor Product Line Datasheet
1003