English
Language : 

EP80579 Datasheet, PDF (1598/1916 Pages) Intel Corporation – Intel® EP80579 Integrated Processor Product Line
Intel® EP80579 Integrated Processor
39.6.1.11 Offset 000000A0h: RxMessageControl[0-15] - Receive Message
Command and Control
Note:
These registers are implemented in the SRAM which does not have the capability to
mask writes to reserved bits. Therefore, reserved bits in this CSR will be RW. Software
should treat these bits as reserved and not change the reset value of these bits.
Note:
These registers are implemented in SRAM which is not initialized at power-up or upon
reset. So before enabling the CAN, software needs to update these CSR’s with the reset
values.
Table 39-16. Offset 000000A0h: RxMessageControl[0-15] - Receive Message Command and
Control (Sheet 1 of 2)
Description:
View: PCI 1
BAR: CSRBAR
Bus:Device:Function: M:4:0
000000A0h
Offset Start: at 20h
Offset End: 000000A3h
at 20h
View: PCI 2
BAR: CSRBAR
Bus:Device:Function: M:5:0
000000A0h
Offset Start: at 20h
Offset End: 000000A3h
at 20h
Size: 32 bit
Default: XXXXXXXXh
Power Well: Core
Bit Range
31 :24
23
22
21
20
19 :16
15 :08
07
06
05
04
03
Bit Acronym
Bit Description
Sticky
RSVD
Reserved.
WPN_21_16
RxMessage Control:
Write Protect Not High.
‘0’: [21:16] remain unchanged
‘1’: [21:16] are modified, default. This bit is always zero
for readback
RSVD
Reserved.
RTR
Remote Bit
IDE
Extended Identifier Bit
DLC
Data Length Code. Invalid values are shown as received.
RSVD
Reserved.
WPN_6_3
RxMessage Control:
Write Protect Low
‘0’: [6:3] remain unchanged
‘1’: [6:3] are modified, default. This bit is always zero for
readback
Link Flag
LF
‘0’: This buffer is not linked, or it is the last one of an
array
‘1’: This buffer is linked with other buffers
RxIntEbl
Receive Interrupt Enable
‘0’: Interrupt is disabled
‘1’: Interrupt is enabled
RTRreply
Automatic message reply to RTR messages
‘0’: automatic RTR disabled
‘1’: automatic RTR enabled
Buffer Enable
BE
‘0’: Buffer is disabled
‘1’: Buffer is enabled
Bit Reset
Value
Xh
Xh
Xh
Xh
Xh
Xh
Xh
Xh
Xh
Xh
Xh
Xh
Bit Access
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
Intel® EP80579 Integrated Processor Product Line Datasheet
1598
August 2009
Order Number: 320066-003US