EP80579 Datasheet, PDF (573/1916 Pages) Intel Corporation – Intel® EP80579 Integrated Processor Product Line

Intel^® EP80579 Integrated Processor
Table 16-198.Offset 104h: UNCERRSTS - Uncorrectable Error Status Register (Sheet 2 of
2)
Description:
View: PCI 1
BAR: Configuration
Bus:Device:Function: 0:2:0
Offset Start: 104h
Offset End: 107h
View: PCI 2
BAR: Configuration
Bus:Device:Function: 0:3:0
Offset Start: 104h
Offset End: 107h
Size: 32 bit
Default: 00000000h
Power Well: Core
Bit Range
13
12
11 : 05
04
03 : 00
Bit Acronym
Bit Description
Sticky
FCPES
Flow Control Protocol Error StatusOptional PCI
Express* specification bit, implemented for IMCH.
0 = Cleared by writing a ‘1’ to the bit location.
1 = Flow Control Protocol Error detected. CMI asserts this
bit for one of two conditions:
• An FC update has been received which describes
header or data credits for P, NP, or CPL which were
originally advertised as infinite during initialization but
are now advertised with non-zero or non-infinite
Y
values.
• The number of credits advertised in an update is less
than the number of credits in the previous update. The
hardware accepts this flow control update, as it cannot
determine if this update or the previous one was in
error.
Note: This bit is sticky through reset.
Poisoned TLP StatusThis bit when set indicates that
some portion of the TLP data payload was corrupt. This
error, if the first uncorrectable error, loads the header log.
PTS
This bit is sticky through reset.
Y
0 = Cleared by writing a ‘1’ to the bit location.
1 = Poisoned TLP detected.
Reserved Reserved
Data Link Protocol Error StatusThis bit is set when an
ACK/NAK received does not specify the sequence number
of an unacknowledged TLP, or of the most recently
DLPES
acknowledged TLP. This bit is sticky through reset.
Y
0 = Cleared by writing a ‘1’ to the bit location.
1 = Data Link Protocol Error detected.
Reserved Reserved
Bit Reset
Value
0b
0b
00h
0b
000b
Bit Access
RWC
RWC
RWC
August 2009
Order Number: 320066-003US
Intel^® EP80579 Integrated Processor Product Line Datasheet
573