EP80579 Datasheet, PDF (731/1916 Pages) Intel Corporation – Intel® EP80579 Integrated Processor Product Line

Intel^® EP80579 Integrated Processor
Note:
Note:
Note:
The following rules apply if the system is in a G1 (S1 - S4) state:
• The CMI sends a message every period (30-32 seconds).
— If an event occurs prior to the system being shut down, the CMI immediately
sends another event message with the next (incremented) sequence number.
— After the event, it resumes sending messages.
There is a boundary condition when a hardware event happens right as the system
transitions into a G0 state. In this condition, the hardware sends messages even
though the system is in a G0 state (and the status bits could potentially indicate that).
Normally the IICH does not send messages in the G0 state (except in the case of a
lockup).
A spurious alert could occur in the following sequence:
a. The CPU has initiated an alert using the SEND_NOW bit
b. During the alert, the PROCHOT#, INTRUDER# or GPI[11] changes state
c. The system then goes to a non-S0 state
Once the system transitions to the non-S0 state, it may send a single alert with an
incremented SEQUENCE number.
An inaccurate alert message can be generated in the following scenario:
a. The system successfully boots after a second watchdog Timeout occurs.
b. PWROK goes low (typically due to a reset button press) or a power button
override occurs (before the SECOND_TO_STS bit is cleared).
c. An alert message indicating that the CPU is missing or locked up is generated
with a new sequence number.
18.5.2
Message Format
The Event message is an SMBus Block Write sent to the External LAN Controller’s
SMBus address, as shown in Table 18-14.
Table 18-14. SMBus Message Format
S
1
Address Byte
Address
DA
OpCode Byte
Opcode
A
Length Byte
Length
A
110010001110010001000010001
Data Byte 1
Data Byte 2
Data Byte 3
(See Description)
A
(See Description)
A Sequence PwrSt Rsvd A
C
T
B
T
C WS
StE
P
E
F
E
G
1
B
B
B
L
C
F
0
0
0
0
0
1
B
3
B
2
B
1
B
0
B
1
B
0
0
0
1
Data Byte 4
Data Byte 5
Data Byte 6
Message 1 Register
A
Message 2 Register
A
WD Status Register
A
B
7
B
6
B
5
B
4
B
3
B
2
B
1
B
0
1
B
7
B
6
B
5
B
4
B
3
B
2
B
1
B
0
1
B
7
B
6
B
5
B
4
B
3
B
2
B
1
B
0
1
August 2009
Order Number: 320066-003US
Intel^® EP80579 Integrated Processor Product Line Datasheet
731