EP80579 Datasheet, PDF (667/1916 Pages) Intel Corporation – Intel® EP80579 Integrated Processor Product Line

Intel^® EP80579 Integrated Processor
16.6.1.19 Offset 58h: DAR1 - Channel 1 Destination Address Register
Table 16-315.Offset 58h: DAR1 - Channel 1 Destination Address Register
Description:
View: PCI
BAR: EDMALBAR
Bus:Device:Function: 0:1:0
Offset Start: 58h
Offset End: 5Bh
Size: 32 bit
Default: 00000000h
Power Well: Core
Bit Range Bit Acronym
Bit Description
Sticky
The bit descriptions for this register are identical to those described for DAR0 in Section 16.6.1.7.
Bit Reset
Value
Bit Access
16.6.1.20 Offset 5Ch: DUAR1 - Channel 1 Destination Upper Address Register
Table 16-316.Offset 5Ch: DUAR1 - Channel 1 Destination Upper Address Register
Description:
View: PCI
BAR: EDMALBAR
Bus:Device:Function: 0:1:0
Offset Start: 5Ch
Offset End: 5Fh
Size: 32 bit
Default: 00000000h
Power Well: Core
Bit Range Bit Acronym
Bit Description
Sticky
Bit Reset
Value
The bit descriptions for this register are identical to those for DUAR0 described in Section 16.6.1.8.
Bit Access
16.6.1.21 Offset 60h: NDAR1 - Channel 1 Next Descriptor Address Register
Table 16-317.Offset 60h: NDAR1 - Channel 1 Next Descriptor Address Register
Description:
View: PCI
BAR: EDMALBAR
Bus:Device:Function: 0:1:0
Offset Start: 60h
Offset End: 63h
Size: 32 bit
Default: 00000000h
Power Well: Core
Bit Range Bit Acronym
Bit Description
Sticky
Bit Reset
Value
The bit descriptions for this register are identical to those for NDAR0 described in Section 16.6.1.9.
Bit Access
August 2009
Order Number: 320066-003US
Intel^® EP80579 Integrated Processor Product Line Datasheet
667