EP80579 Datasheet, PDF (665/1916 Pages) Intel Corporation – Intel® EP80579 Integrated Processor Product Line

Intel^® EP80579 Integrated Processor
16.6.1.13 Offset 40h: CCR1 - Channel 1 Channel Control Register
Table 16-309.Offset 40h: CCR1 - Channel 1 Channel Control Register
Description:
View: PCI
BAR: EDMALBAR
Bus:Device:Function: 0:1:0
Offset Start: 40h
Offset End: 43h
Size: 32 bit
Default: 00000000h
Power Well: Core
Bit Range Bit Acronym
Bit Description
Sticky
The bit descriptions for this register are identical to those described for CCR0 in Section 16.6.1.1.
Bit Reset
Value
Bit Access
16.6.1.14 Offset 44h: CSR1 - Channel 1 Channel Status Register
Table 16-310.Offset 44h: CSR1 - Channel 1 Channel Status Register
Description:
View: PCI
BAR: EDMALBAR
Bus:Device:Function: 0:1:0
Offset Start: 44h
Offset End: 47h
Size: 32 bit
Default: 00000000h
Power Well: Core
Bit Range Bit Acronym
Bit Description
Sticky
The bit descriptions for this register are identical to those described for CSR0 in Section 16.6.1.2.
Bit Reset
Value
Bit Access
16.6.1.15 Offset 48h: CDAR1 - Channel 1 Current Descriptor Address Register
Table 16-311.Offset 48h: CDAR1 - Channel 1 Current Descriptor Address Register
Description:
View: PCI
BAR: EDMALBAR
Bus:Device:Function: 0:1:0
Offset Start: 48h
Offset End: 4Bh
Size: 32 bit
Default: 00000000h
Power Well: Core
Bit Range Bit Acronym
Bit Description
Sticky
Bit Reset
Value
The bit descriptions for this register are identical to those described for CDAR0 in Section 16.6.1.3.
Bit Access
August 2009
Order Number: 320066-003US
Intel^® EP80579 Integrated Processor Product Line Datasheet
665