English
Language : 

EP80579 Datasheet, PDF (1421/1916 Pages) Intel Corporation – Intel® EP80579 Integrated Processor Product Line
Intel® EP80579 Integrated Processor
• SYS_PWR_OK Reset - The SYS_PWR_OK pin acts as a master reset of the
entire chip. It is level sensitive, and while it is 0 will hold all HW registers (state and
configuration) in reset. SYS_PWR_OK is interpreted to be an indication that
device power supplies are all stable and the reference clock input is stable.
• Unit reset/RESET_N - This pin indicates the reset state of the internal bus. When
asserted, the EP80579 will force all GbE output signals to an inactive state. Upon
deassertion, the GbE will generate an internal hardware reset, clearing all states,
and resetting all configuration registers to HW defaults as specified in “Registers
Overview” on page 1425.
• D3->D0 transition - This is also known as ACPI Reset. The GbE generates an
internal hardware reset on the transition from D3 power state to D0, which clears
all and resets nearly all configuration to HW defaults as specified in this document.
• Soft Reset - Software can reset the GbE by writing the “CTRL – Device Control
Register” on page 1438 (CTRL.RST). A soft reset clears all states and resets nearly
all device control registers to HW defaults as specified in “Registers Overview” on
page 1425. NOTE: Software must wait a minimum of 5 ms after initiating a soft-
reset before accessing any CSR.
• EEPROM Reset - Writing a 1 to the EEPROM Reset bit of the Extended Device
Control Register (CTRL_EXT.EE_RST) will cause the Gbe to re-read the EEPROM,
setting the appropriate bits in the MAC registers whose HW default values are
derived from the EEPROM.
The various resets affect the following registers and logic:
Table 37-14. GbE Reset Effects
Reset Operation
Enable/Disable LAN
XX
Tri-State output pins
XX
Data Path
XXXX
Configuration Registers
XXXXX
3
Read EEPROM
XXXX
4
Wake Up Context
X111
5
Wake Up Control Register
X
Wake Up Status Registers
X
1. If AUX_POWER=0 the Wakeup Context is reset
2. N/A
3. The Configuration Registers include:
— General Registers
— Interrupt Registers
— Receive Registers
August 2009
Order Number: 320066-003US
Intel® EP80579 Integrated Processor Product Line Datasheet
1421