English
Language : 

EP80579 Datasheet, PDF (603/1916 Pages) Intel Corporation – Intel® EP80579 Integrated Processor Product Line
Intel® EP80579 Integrated Processor
Table 16-223.Offset 40h: DCALCSR – DCAL Control and Status Register (Sheet 2 of 2)
Description: DCALCSR - DCAL Control and Status Register
View: PCI
BAR: SMRBASE
Bus:Device:Function: 0:0:0
Offset Start: 40h
Offset End: 43h
Size: 32 bit
Default: 00000000h
Power Well: Core
Bit Range
20 :19
18 :16
15
14 :04
3 :00
Bit Acronym
Bit Description
Sticky
Reserved Reserved
N
Data pattern: for DQS cal. This sets the burst length 4
pattern for a nibble of data. The pattern is repeated for
BL8. This pattern is replicated on all nibbles of the data
bus.
“000” = F > 0 > F > 0
PAT
“001” = 0 > F > 0 > F
“010” = A > 5 > A > 5
N
“011” = 5 > A > 5 > A
“100” = C > 3 > C > 3
“101” = 3 > C > 3 > C
“110” = 9 > 6 > 9 > 6
“111” = 6 > 9 > 6 > 9
Disable FIFO reset: in single pass mode.
Applies only to Receiver enable and DQS cal.
When set to 1, this bit inhibits the core to DDR cluster
reset signal generated during the calibration modes.
DARWPR This prevents the DDR cluster synchronizer FIFO write
N
pointer and data latches from being reset so that they
can be read out of the cluster using the error monitor
function. The reset signal can only be disabled in single
step mode. When the DCALCSR.SGLSTP bit is set to 0,
the DARWPR bit has no effect.
OPMODS
Operation modifiers: See Table 16-224, Table 16-224,
Table 16-227, and Table 16-235 for details
N
OPCODE:
“0000” = NOP
“0001” = Refresh (SeeTable 16-226)
“0010” = Pre-Charge
“0011” = MRS/EMRS
“0100” = Self-Refresh-Exit (SeeTable 16-226)
“0101” = Automatic DQS Delay Calibration
OPCODE “0110”= Reserved
N
“0111” = DLL BIST
“1100” = Automatic Receive Enable Calibration
“1101” = Self-Refresh Entry (SeeTable 16-226)
“1110” = Error Monitor/Read DDRIO FIFO
“1111” = ZQ Calibration
All other settings are reserved
Bit Reset
Value
00b
000b
0b
000h
0000b
Bit Access
RO
RW
RW
RW
RW
August 2009
Order Number: 320066-003US
Intel® EP80579 Integrated Processor Product Line Datasheet
603