K60P100M100SF2RM Datasheet, PDF (93/1809 Pages) Freescale Semiconductor, Inc – K60 Sub-Family Reference Manual

Source
number
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
Chapter 3 Chip Configuration
Table 3-24. DMA request sources - MUX 0 (continued)
Source module
Source description
FTM0
FTM0
FTM0
FTM0
FTM0
FTM1
FTM1
FTM2
FTM2
FTM3
FTM3
FTM3
FTM1
ADC0
ADC1
CMP0
CMP1
CMP2
DAC0
Reserved
CMT
PDB
Port control module
Port control module
Port control module
Port control module
Port control module
FTM3
FTM3
FTM3
FTM3
DMA MUX
DMA MUX
DMA MUX
Table continues on the next page...
Channel 3
Channel 4
Channel 5
Channel 6
Channel 7
Channel 0
Channel 1
Channel 0
Channel 1
Channel 0
Channel 1
Channel 2
Channel 3
—
—
—
—
—
—
—
—
—
Port A
Port B
Port C
Port D
Port E
Channel 4
Channel 5
Channel 6
Channel 7
Always enabled
Always enabled
Always enabled
K60 Sub-Family Reference Manual, Rev. 6, Nov 2011
Freescale Semiconductor, Inc.
93