English
Language : 

K60P100M100SF2RM Datasheet, PDF (1545/1809 Pages) Freescale Semiconductor, Inc – K60 Sub-Family Reference Manual
BRFA
01101
01110
01111
10000
10001
10010
10011
10100
10101
10110
10111
11000
11001
11010
11011
11100
11101
11110
11111
Chapter 51 Universal Asynchronous Receiver/Transmitter (UART)
Table 51-201. Baud rate fine adjust (continued)
Baud Rate Fractional Divisor (BRFD)
13/32 = 0.40625
14/32 = 0.4375
15/32 = 0.46875
16/32 = 0.5
17/32 = 0.53125
18/32 = 0.5625
19/32 = 0.59375
20/32 = 0.625
21/32 = 0.65625
22/32 = 0.6875
23/32 = 0.71875
24/32 = 0.75
25/32 = 0.78125
26/32 = 0.8125
27/32 = 0.84375
28/32 = 0.875
29/32 = 0.90625
30/32 = 0.9375
31/32 = 0.96875
51.4.4 Data format (non ISO-7816)
Each data character is contained in a frame that includes a start bit and a stop bit. The rest
of the data format depends upon UARTx_C1[M], UARTx_C1[PE], UARTx_S2[MSBF],
and UARTx_C4[M10].
51.4.4.1 Eight-bit configuration
Clearing the UART_C1[M] configures the UART for 8-bit data characters, that is, eight
bits are memory mapped in UART_D. A frame with eight data bits has a total of 10 bits.
The most significant bit of the eight data bits can be used as an address mark to wake the
receiver. If that bit is used in this way, then it serves as an address or data indication,
leaving the remaining seven bits as actual data. When UART_C1[PE] is set, the 8th
databit is automatically calculated as the parity bit. Refer to the following table.
K60 Sub-Family Reference Manual, Rev. 6, Nov 2011
Freescale Semiconductor, Inc.
1545