English
Language : 

K60P100M100SF2RM Datasheet, PDF (633/1809 Pages) Freescale Semiconductor, Inc – K60 Sub-Family Reference Manual
Chapter 28 Flash Memory Module (FTFL)
The erase control bits (ERSAREQ and ERSSUSP) have write restrictions. SWAP,
PFLSH, RAMRDY , and EEERDY are read-only status bits . The unassigned bits read as
noted and are not writable. The reset values for the SWAP, PFLSH, RAMRDY , and
EEERDY bits are determined during the reset sequence.
Address: FTFL_FCNFG is 4002_0000h base + 1h offset = 4002_0001h
Bit
Read
Write
Reset
7
CCIE
0
6
RDCOLLIE
5
ERSAREQ
4
ERSSUSP
0
0
0
3
SWAP
0
2
PFLSH
1
RAMRDY
0
EEERDY
0
0
0
FTFL_FCNFG field descriptions
Field
7
CCIE
Command Complete Interrupt Enable
Description
The CCIE bit controls interrupt generation when an FTFL command completes.
6
RDCOLLIE
0 Command complete interrupt disabled
1 Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF]
flag is set.
Read Collision Error Interrupt Enable
The RDCOLLIE bit controls interrupt generation when an FTFL read collision error occurs.
5
ERSAREQ
0 Read collision error interrupt disabled
1 Read collision error interrupt enabled. An interrupt request is generated whenever an FTFL read
collision error is detected (see the description of FSTAT[RDCOLERR]).
Erase All Request
This bit issues a request to the memory controller to execute the Erase All Blocks command and release
security. ERSAREQ is not directly writable but is under indirect user control. Refer to the device's Chip
Configuration details on how to request this command.
The ERSAREQ bit sets when an erase all request is triggered external to the FTFL and CCIF is set (no
command is currently being executed). ERSAREQ is cleared by the FTFL when the operation completes.
4
ERSSUSP
0 No request or request complete
1 Request to:
1. run the Erase All Blocks command,
2. verify the erased state,
3. program the security byte in the Flash Configuration Field to the unsecure state, and
4. release MCU security by setting the FSEC[SEC] field to the unsecure state.
Erase Suspend
The ERSSUSP bit allows the user to suspend (interrupt) the Erase Flash Sector command while it is
executing.
3
SWAP
0 No suspend requested
1 Suspend the current Erase Flash Sector command execution.
Swap
Table continues on the next page...
K60 Sub-Family Reference Manual, Rev. 6, Nov 2011
Freescale Semiconductor, Inc.
633