 English |
|
|
|
|
|
|
|
| K60P100M100SF2RM Datasheet, PDF (118/1809 Pages) Freescale Semiconductor, Inc – K60 Sub-Family Reference Manual | |||
| |||
| ◁ |
Analog
3.7.1.3
ADC0 Connections/Channel Assignment
NOTE
As indicated by the following sections, each ADCx_DPx input
and certain ADCx_DMx inputs may operate as single-ended
ADC channels in single-ended mode.
3.7.1.3.1 ADC0 Channel Assignment for 100-Pin Package
ADC Channel
(SC1n[ADCH])
00000
00001
00010
00011
001005
001015
001105
001115
001005
001015
001105
001115
01000
01001
01010
01011
01100
01101
01110
01111
10000
10001
10010
10011
10100
10101
10110
10111
11000
Channel
DAD0
DAD1
DAD2
DAD3
AD4a
AD5a
AD6a
AD7a
AD4b
AD5b
AD6b
AD7b
AD8
AD9
AD10
AD11
AD12
AD13
AD14
AD15
AD16
AD17
AD18
AD19
AD20
AD21
AD22
AD23
AD24
Input signal
(SC1n[DIFF]= 1)
Input signal
(SC1n[DIFF]= 0)
ADC0_DP0 and ADC0_DM01 ADC0_DP02
ADC0_DP1 and ADC0_DM1 ADC0_DP1
PGA0_DP and PGA0_DM PGA0_DP
ADC0_DP3 and ADC0_DM33 ADC0_DP34
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
ADC0_SE4b
Reserved
ADC0_SE5b
Reserved
ADC0_SE6b
Reserved
ADC0_SE7b
Reserved
ADC0_SE86
Reserved
ADC0_SE97
Reserved
Reserved
Reserved
Reserved
Reserved
ADC0_SE12
Reserved
ADC0_SE13
Reserved
ADC0_SE14
Reserved
ADC0_SE15
Reserved
Reserved
Reserved
ADC0_SE17
Reserved
ADC0_SE18
Reserved
ADC0_DM08
Reserved
ADC0_DM1
Reserved
Reserved
Reserved
12-bit DAC0 Output
Reserved
Reserved
Table continues on the next page...
K60 Sub-Family Reference Manual, Rev. 6, Nov 2011
118
Freescale Semiconductor, Inc.
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese