English
Language : 

K60P100M100SF2RM Datasheet, PDF (385/1809 Pages) Freescale Semiconductor, Inc – K60 Sub-Family Reference Manual
Chapter 18 Memory Protection Unit (MPU)
18.3.3 Error Detail Register, Slave Port n (MPU_EDRn)
When the MPU detects an access error on slave port n, 32 bits of error detail are captured
in this read-only register and the corresponding bit in CESR[SPERR] is set. Information
on the faulting address is captured in the corresponding EARn register at the same time.
This register and the corresponding EARn register contain the most recent access error;
there are no hardware interlocks with CESR[SPERR] as the error registers are always
loaded upon the occurrence of each protection violation.
Addresses: MPU_EDR0 is 4000_D000h base + 14h offset = 4000_D014h
MPU_EDR1 is 4000_D000h base + 1Ch offset = 4000_D01Ch
MPU_EDR2 is 4000_D000h base + 24h offset = 4000_D024h
MPU_EDR3 is 4000_D000h base + 2Ch offset = 4000_D02Ch
MPU_EDR4 is 4000_D000h base + 34h offset = 4000_D034h
Bit 31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
R
EACD
W
Reset x* x* x* x* x* x* x* x* x* x* x* x* x* x* x* x*
Bit 15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
R
0
EMN
EATTR
ERW
W
Reset x* x* x* x* x* x* x* x* x* x* x* x* x* x* x* x*
* Notes:
• x = Undefined at reset.
Field
31–16
EACD
15–8
Reserved
7–4
EMN
3–1
EATTR
MPU_EDRn field descriptions
Error access control detail
Description
Indicates the region descriptor with the access error.
If EDRn contains a captured error and EACD is cleared, an access did not hit in any region descriptor. If
only a single EACD bit is set, the protection error was caused by a single non-overlapping region
descriptor. If two or more EACD bits are set, the protection error was caused by an overlapping set of
region descriptors.
This read-only field is reserved and always has the value zero.
Error master number
Indicates the bus master that generated the access error.
Error attributes
Indicates attribute information about the faulting reference.
Table continues on the next page...
K60 Sub-Family Reference Manual, Rev. 6, Nov 2011
Freescale Semiconductor, Inc.
385