K60P100M100SF2RM Datasheet, PDF (1226/1809 Pages) Freescale Semiconductor, Inc – K60 Sub-Family Reference Manual

Functional Description
44.4.16.3 Receive FIFO Overflow
During a frame reception, if the client application is not able to receive data (1), the MAC
receive control truncates the incoming frame, when the FIFO reaches the programmable
almost full threshold to avoid an overflow.
The frame is subsequently received on the FIFO interface with an error indication
(enhanced RxBD[ME] bit set together with receive end-of-packet) (2) with the truncation
error status bit set (3).
MII Receive
MII_RXCLK
MII_RXEN
MII_RXD[3:0]
MII_RXER
Receive FIFO
RX CLK
RX ready
Frame available
Data valid
Start of packet
End of packet
RX data
RX error
RX error status
1
2
3
Figure 44-67. Receive FIFO Overflow Protection
44.4.17 PHY Management Interface
The MDIO interface is a two-wire management interface. The MDIO management
interface implements a standardized method to access the PHY device management
registers. The core implements a master MDIO interface, which can be connected to up to
32 PHY devices.
44.4.17.1 MDIO Frame Format
The core MDIO master controller communicates with the slave (PHY device) using
frames that are defined in the following table.
1226
K60 Sub-Family Reference Manual, Rev. 6, Nov 2011
Freescale Semiconductor, Inc.