K60P100M100SF2RM Datasheet, PDF (1101/1809 Pages) Freescale Semiconductor, Inc – K60 Sub-Family Reference Manual

CMTCLK
BASE
FSK
MCGEN
Chapter 42 Carrier Modulator Transmitter (CMT)
SECONDARY HIGH COUNT REGISTER
PRIMARY HIGH COUNT REGISTER
=?
CLK _{8-BIT UP COUNTER}
CLR
PRIMARY/
SECONDARY
SELECT
CARRIER OUT (fcg)
=?
SECONDARY LOW COUNT REGISTER
PRIMARY LOW COUNT REGISTER
Figure 42-15. Carrier Generator Block Diagram
The high/low time counter is an 8-bit up counter. After each increment, the contents of
the counter are compared with the appropriate high or low count value register. When the
compare value is reached, the counter is reset to a value of 0x01, and the compare is
redirected to the other count value register.
Assuming that the high time count compare register is currently active, a valid compare
will cause the carrier output to be driven low. The counter will continue to increment
(starting at reset value of 0x01). When the value stored in the selected low count value
register is reached, the counter will again be reset and the carrier output will be driven
high.
The cycle repeats, automatically generating a periodic signal which is directed to the
modulator . The lowest frequency (maximum period) and highest frequency (minimum
period) which can be generated are defined as:
f_max = f_CMTCLK ÷ (2 x 1) Hz
f_min = f_CMTCLK ÷ (2 x (2⁸ − 1)) Hz
In the general case, the carrier generator output frequency is:
f_cg = f_CMTCLK ÷ (Highcount + Lowcount) Hz
Where: 0 < Highcount < 256 and
0 < Lowcount < 256
K60 Sub-Family Reference Manual, Rev. 6, Nov 2011
Freescale Semiconductor, Inc.
1101