English
Language : 

K60P100M100SF2RM Datasheet, PDF (249/1809 Pages) Freescale Semiconductor, Inc – K60 Sub-Family Reference Manual
Chip signal name
I2S0_TX_BCLK
I2S0_TX_FS
I2S0_TXD
Chapter 10 Signal Multiplexing and Signal Descriptions
Table 10-32. I2S 0 Signal Descriptions (continued)
Module signal Description
I/O
name
STCK
Serial transmit clock. The STCK port can be used as an input or
I/O
output. This clock signal is used by the transmitter and can be
continuous or gated. During gated clock mode, data on STCK is
valid only during the transmission of data. Otherwise, it is pulled to
the inactive state. In synchronous mode, this port is used by the
transmit and receive sections.
STFS
Serial transmit frame sync. The STFS port can be used as an input
I/O
or output. The frame sync is used by the transmitter to synchronize
the transfer of data. The frame sync signal can be one bit or one
word in length and can occur one bit before the transfer of data or
right at the transfer of data. In synchronous mode, this port is used
by both the transmit and receive sections. In gated clock mode,
frame sync signals are not used. If STFS is configured as an input,
the external device should drive STFS during the rising edge of
STCK if TSCKP is positive-edge triggered. The external device
should drive STFS during the falling edge of STCK if TSCKP is
negative-edge triggered.
STXD
Serial transmit data. The STXD port is an output and transmits data
O
from the serial transmit shift register. The STXD port is an output
port when data is being transmitted and is disabled between data
word transmissions and on the trailing edge of the bit clock after
the last bit of a word is transmitted.
10.4.7 Human-Machine Interfaces (HMI)
Table 10-33. GPIO Signal Descriptions
Chip signal name
Module signal Description
I/O
name
PTA[31:0]1
PORTA[31:0]
General purpose input/output
I/O
PTB[31:0]1
PORTB[31:0]
General purpose input/output
I/O
PTC[31:0]1
PORTC[31:0] General purpose input/output
I/O
PTD[31:0]1
PORTD[31:0] General purpose input/output
I/O
PTE[31:0]1
PORTE[31:0]
General purpose input/output
I/O
1. The available GPIO pins depends on the specific package. See the signal multiplexing section for which exact GPIO
signals are available.
Table 10-34. TSI 0 Signal Descriptions
Chip signal name
Module signal Description
I/O
name
TSI0_CH[15:0]
TSI_IN[15:0]
TSI pins. Switchable driver that connects directly to the electrode
I/O
pins TSI[15:0] can operate as GPIO pins
K60 Sub-Family Reference Manual, Rev. 6, Nov 2011
Freescale Semiconductor, Inc.
249