English
Language : 

SH7763 Datasheet, PDF (549/2026 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC Engine Family SH-4A Series
Section 13 PCI Controller (PCIC)
(26) PCI Power Management Control/Status Register (PCIPMCSR)
This 16-bit register is used to manage the PCI function's power management status as well as to
enable/monitor PMEs. For details, refer to “PCI Bus Power Management Interface Specification
Revision 1.1 Chapter 3 PCI Power Management Interface”.
Bit: 15 14 13 12 11 10
PMES DSC
DSL
9
8
7
6
5
4
3
2
PME
EN






1
0
PS
Initial value: 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
SH R/W: R R R R R R R R R R R R R R R/W R/W
PCI R/W: R R R R R R R R R R R R R R R R
Bit
15
14, 13
12 to 9
8
7 to 2
1, 0
Bit Name
PMES
DSC
DSL
PMEEN

PS
Initial
Value
0
00
0000
0
All 0
00
R/W
SH: R
PCI: R
SH: R
PCI: R
SH: R
PCI: R
SH: R
PCI: R
SH: R
PCI: R
SH: R/W
PCI: R/W
Description
PME Status
Indicates the state of the PME signal.
(Not supported)
Note: This LSI dose not have the PME pin.
Data Scale
Specify the scaling of data field. (Not supported)
Data Select
Specify the data output in the data filed.
PME Enable
Controls the PME output. (Not supported)
Note: This LSI dose not have the PME pin.
Reserved
These bits are always read as 0. The write value
should always be 0.
Power State
Specifies the power state.
If software attempts to write an unsupported, optional
state to these bits, the write operation must complete
normally on the bus; however, the data is discarded
and no state change occurs.
00: D0 state
01: D1 state
10: D2 state
11: D3 hot state (power-down mode)
Rev. 1.00 Oct. 01, 2007 Page 483 of 1956
REJ09B0256-0100