 English |
|
|
|
|
|
|
|
| SH7763 Datasheet, PDF (179/2026 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC Engine Family SH-4A Series | |||
| |||
| ◁ |
Section 5 Exception Handling
Reset
Yes
requested?
No
Execute next instruction
General
exception requested?
No
Interrupt
requested?
No
Is highest-
Yes
priority exception
Yes
re-exception
type?
Cancel instruction execution
No
result
Yes
SSR â SR
SPC â PC
SGR â R15
EXPEVT/INTEVT â exception code
SR.{MD,RB,BL} â 111
SR.IMASK â received interuupt level (*)
PC â (CBCR.UBDE=1 && User_Break?
DBR: (VBR + Offset))
EXPEVT â exception code
SR. {MD, RB, BL, FD, IMASK} â 11101111
PC â H'A000 0000
Note: * When the exception of the highest priority is an interrupt.
Whether IMASK is updated or not can be set by software.
Figure 5.1 Instruction Execution and Exception Handling
Rev. 1.00 Oct. 01, 2007 Page 113 of 1956
REJ09B0256-0100
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese