SH7763 Datasheet, PDF (39/2026 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC Engine Family SH-4A Series

Figures
Section 1 Overview
Figure 1.1 SH7763 Block Diagram .............................................................................................. 13
Figure 1.2 Pin Arrangement.......................................................................................................... 15
Section 2 Programming Model
Figure 2.1 Data Formats ............................................................................................................... 37
Figure 2.2 CPU Register Configuration in Each Processing Mode .............................................. 41
Figure 2.3 General Registers ........................................................................................................ 42
Figure 2.4 Floating-Point Registers .............................................................................................. 44
Figure 2.5 Relationship between SZ bit and Endian..................................................................... 50
Figure 2.6 Formats of Byte Data and Word Data in Register ....................................................... 52
Figure 2.7 Data Formats in Memory............................................................................................. 53
Figure 2.8 Processing State Transitions........................................................................................ 54
Section 4 Pipelining
Figure 4.1 Basic Pipelines ............................................................................................................ 79
Figure 4.2 Instruction Execution Patterns (1) ............................................................................... 81
Figure 4.2 Instruction Execution Patterns (2) ............................................................................... 82
Figure 4.2 Instruction Execution Patterns (3) ............................................................................... 83
Figure 4.2 Instruction Execution Patterns (4) ............................................................................... 84
Figure 4.2 Instruction Execution Patterns (5) ............................................................................... 85
Figure 4.2 Instruction Execution Patterns (6) ............................................................................... 86
Figure 4.2 Instruction Execution Patterns (7) ............................................................................... 87
Figure 4.2 Instruction Execution Patterns (8) ............................................................................... 88
Figure 4.2 Instruction Execution Patterns (9) ............................................................................... 89
Section 5 Exception Handling
Figure 5.1 Instruction Execution and Exception Handling......................................................... 113
Figure 5.2 Example of General Exception Acceptance Order .................................................... 114
Section 6 Memory Management Unit (MMU)
Figure 6.1 Role of MMU ............................................................................................................ 139
Figure 6.2 Virtual Address Space (AT in MMUCR = 0)............................................................ 140
Figure 6.3 Virtual Address Space (AT in MMUCR = 1)............................................................ 141
Figure 6.4 P4 Area...................................................................................................................... 143
Figure 6.5 Physical Address Space............................................................................................. 144
Figure 6.6 UTLB Configuration ................................................................................................. 156
Figure 6.7 Relationship between Page Size and Address Format............................................... 158
Figure 6.8 ITLB Configuration................................................................................................... 159
Rev. 1.00 Oct. 01, 2007 Page xxxix of lxvi