SH7763 Datasheet, PDF (1929/2026 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC Engine Family SH-4A Series

Section 43 Electrical Characteristics
43.4.6 External CPU Interface Read/Write Access Timing
Table 43.14 External CPU Interface Access Timing
Conditions: V_CCQ = VDD_RTC = AV_CC = 3.0 to 3.6 V, V_CCQ-DDR = 2.3 to 2.7 V, VDD = 1.15 to
1.35 V, Ta = −20 to 75°C
Item
Symbol
External CPU bus release request (BREQ) t
SEBRQ
setup time
External CPU bus release request (BREQ) t_TMS
hold time
External CPU bus request acknowledge t
DEBAK
(BACK) delay time
Address/write data setup time
t
SEDA
Address/write data hold time
t_HEDA
Read data delay time
t
DED
EX_CSn setup time
t_SECS
EX_CSn hold time
t_HECS
EX_BS setup time
t_SEBS
EX_BS hold time
t
HEBS
EX_FRAME setup time
t
SEFR
EX_FRAME hold time
t
HEFR
EX_RDWR setup time
t
SERW
EX_RDWR hold time
t_HERW
EX_RDY delay time
t
DERY
Min.
6
3
1
6
3
1
6
3
6
3
6
3
6
3
1
Typ.
—
Max.
—
Unit Figure
ns 43.33
—
—
ns 43.33
—
13
ns 43.33
—
—
ns 43.33
—
—
ns 43.33
—
13
ns 43.33
—
—
ns 43.33
—
—
ns 43.33
—
—
ns 43.33
—
—
ns 43.33
—
—
ns 43.33
—
—
ns 43.33
—
—
ns 43.33
—
—
ns 43.33
—
13
ns 43.33
Rev. 1.00 Oct. 01, 2007 Page 1863 of 1956
REJ09B0256-0100