 English |
|
|
|
|
|
|
|
| SH7205 Datasheet, PDF (763/1904 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series | |||
| |||
| ◁ |
Section 16 Serial Communication Interface with FIFO (SCIF)
Figure 16.1 shows a block diagram of the SCIF (for a single channel). Some channels have no
external pins.
Module data bus
RxD
TxD
SCK
SCFRDR (16 stages) SCFTDR (16 stages)
SCSMR
SCBRR
SCLSR
SCFDR
SCEMR
SCRSR
SCTSR
SCFCR
SCFSR
Baud rate
generator
SCSCR
SCSPTR
Transmission/reception
control
Parity generation
Clock
Parity check
External clock
CTS
RTS
SCIF
[Legend]
SCRSR: Receive shift register
SCFRDR: Receive FIFO data register
SCTSR: Transmit shift register
SCFTDR: Transmit FIFO data register
SCSMR: Serial mode register
SCSCR: Serial control register
SCEMR: Serial extension mode register
SCFSR: Serial status register
SCBRR: Bit rate register
SCSPTR:Serial port register
SCFCR: FIFO control register
SCFDR: FIFO data count set register
SCLSR: Line status register
Figure 16.1 Block Diagram of SCIF
Peripheral
bus
PÏ
PÏ/4
PÏ/16
PÏ/64
TXI
RXI
ERI
BRI
Rev. 1.00 Mar. 25, 2008 Page 731 of 1868
REJ09B0372-0100
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese