SH7205 Datasheet, PDF (285/1904 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series

Access address
31
11 10
4 3 210
Section 9 Cache
Entry selection
Longword (LW) selection
Address array (ways 0 to 3)
Data array (ways 0 to 3)
Entry 0 _{V U Tag address}
Entry 1
.
.
.
.
.
.
.
.
.
Entry 127
LW0 LW1 LW2 LW3
CMP0 CMP1 CMP2 CMP3
[Legend]
Hit signal (way 1)
CMP0 to CMP3: Comparison circuits 0 to 3
Figure 9.2 Cache Search Scheme
Rev. 1.00 Mar. 25, 2008 Page 253 of 1868
REJ09B0372-0100