English
Language : 

SH7205 Datasheet, PDF (1773/1904 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series
Section 32 List of Registers
Module
Name
2DG
Register
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Abbreviation 31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 24/16/8/0
GR_BRD1CNT 











AFTER_A[3:0]






FBFA[1:0]



GALFA



GCOLR
MGR_MIXMODE 


NTSC




CHG_A[3:0]

FCFD[2:0]



MVON



CBCR







VLD_N
MGR_MIXHTMG 









WPH[5:0]







PDPH[8]
PDPH[7:0]
MGR_MIXHS 





ALLPH[9:8]
ALLPH[7:0]






VLDPH[9:8]
VLDPH[7:0]
MGR_MIXVTMG 















WPV[3:0]



PDPV[8]
PDPV[7:0]
MGR_MIXVS 






ALLPV[8]
ALLPV[7:0]







VLDPV[8]
VLDPV[7:0]
GR_VSDLY






















VSDLY[9:8]
VSDLY[7:0]
Rev. 1.00 Mar. 25, 2008 Page 1741 of 1868
REJ09B0372-0100