English
Language : 

SH7205 Datasheet, PDF (1404/1904 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series
Section 26 2D Graphics Engine (2DG)
26.3.20 Logical Operation Input Data Register for Blitter (GR_LGDAT)
The register GR_LGDAT sets data for logical operation to be performed on the blitter. Since
logical operation is performed after format conversion, data should be specified as 5 bits of
LGDAT_R (R data), 5 bits of LGDAT_G (G data) and 5 bits of LGDAT_B (B data).
Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
-
-
-
-
LGDAT_A
-
-
-
LGDAT_R
Initial value: -
-
-
-
0
0
0
0
-
-
-
0
0
0
0
0
R/W: R
R
R
R R/W R/W R/W R/W R
R
R R/W R/W R/W R/W R/W
Bit: 15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
-
-
-
LGDAT_G
-
-
-
LGDAT_B
Initial value: -
-
-
0
0
0
0
0
-
-
-
0
0
0
0
0
R/W: R
R
R R/W R/W R/W R/W R/W R
R
R R/W R/W R/W R/W R/W
Initial
Bit
Bit name Value
R/W Description
31 to 28 
Undefined R
Reserved
The read value is undefined. The write value should
always be 0.
27 to 24 LGDAT_A 0000
R/W Logical Operation Data (α)
These bits set logical operation data (α) = α log.
23 to 21 
Undefined R
Reserved
The read value is undefined. The write value should
always be 0.
20 to 16 LGDAT_R 00000
R/W Logical Operation Data (R)
These bits set logical operation data (R) = Clog_r.
15 to 13 
Undefined R
Reserved
The read value is undefined. The write value should
always be 0.
12 to 8 LGDAT_G 00000
R/W Logical Operation Data (G)
These bits set logical operation data (G) = Clog_g.
7 to 5 
Undefined R
Reserved
The read value is undefined. The write value should
always be 0.
4 to 0 LGDAT_B 00000
R/W Logical Operation Data (B)
These bits set logical operation data (B) = Clog_b.
Note: This register is valid only when the logical operation function has been selected (SBSEL in
GR_BLTMODE = 10)
Rev. 1.00 Mar. 25, 2008 Page 1372 of 1868
REJ09B0372-0100