English
Language : 

SH7205 Datasheet, PDF (1449/1904 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series
Section 26 2D Graphics Engine (2DG)
Fill
DMAC3
DMAC2
Input image
Output image
Number of pixels = Nc
Color value = Cd
α value = αd
SB
buffer
Number of pixels = Nc The DMAC controlled by the CPU
Color value = Cc
α value = αc
issues the addresses of the both
memories and performs
a memory-to-memory transfer.
DC
buffer
Result of blending
Color value = Cd
α value = αd
Output image
Number of pixels = Nc
Color value = Cc
α value = αc
Image plane in the SDRAM
Sets the number of pixels (Nc) to be transferred to the DC buffer. (By setting the GR_DCSET register)
Sets the number of pixels (Nc) to be transferred to the SB buffer. (By setting the GR_SABSET register)
Sets the color value of a fill color. (By Setting the GR_BRDCOL register)
Sets blitter operating mode. (By setting the BTYPE bits of the GR_BLTMODE register to 10: Fill operation)
Register image
(GR_BRDCOL)
Number of pixels = Nc
Color value = Cr
α value = αr
GCOLR = 1 (set automatically), GALFA = (The value set by user)
FBFA = (The value set by user)
Chromakey (Set by user)
Executes the processing. (By setting the GR_BLTPLY register to 10)
In this function,
resizing is
not performed.
Data output to the DC buffer
2DG
Figure 26.24 Example of Fill Function
(c) Summary of Blit Function
• Blit function without blending
This section shows an example of using the blit function without blending. Set the registers as
follows:
• Set the GR_SABSET register to specify the number of pixels to be transferred to the SB
buffer.
• Set the GR_DCSET register to specify the number of pixels to be transferred to the DC buffer.
• Set the BTYPE bits of the GR_BLTMODE register to 00 in order to specify blit operation for
blitter operating mode.
• Set the FBFA bits of the GR_BRD1CNT register to 01 in order to specify 1-input processing.
• To enable the blit function, set the SB_SETEN bit of the GR_BLTPLY register to 1, and the
SA_SETEN bit to 0.
Rev. 1.00 Mar. 25, 2008 Page 1417 of 1868
REJ09B0372-0100