English
Language : 

SH7205 Datasheet, PDF (434/1904 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series
Section 11 Direct Memory Access Controller (DMAC)
Bit
8
7 to 1
0
Initial
Bit Name Value
ECLR 0

All 0
DSCLR 0
R/W Description
R/W DMA Transfer Enable Clear
This bit is used to select whether to clear the DMA transfer
enable bit (DEN) to 0 when the DMA transfer end condition is
detected. Clearing this bit to 0 does not clear the DMA transfer
enable bit (DEN) to 0 even when the DMA transfer end
condition is detected. Setting this bit to 1 clears the DMA
transfer enable bit (DEN) to 0 when the DMA transfer end
condition is detected.
0: Does not clear the DMA transfer enable bit to 0 even when
the DMA transfer end condition is detected.
1: Clears the DMA transfer enable bit to 0 when the DMA
transfer end condition is detected.
Note: If a value is written to the DMA transfer enable clear bit
for the channel on which operand transfer is in progress,
operation is not guaranteed.
R Reserved
These bits are always read as 0. The write value should always
be 0.
R/W DMAC Internal State Clear
This bit enables you to stop the remaining DMA transfer
operations in the middle of the current DMA transfer (before the
byte count reaches 0) and initialize the DMAC internal state.
Writing 1 to this bit clears the transfer status of the DMAC
internal circuit but does not initialize each register. This bit is
always read as 0.
When read:
This bit is read as 0.
When written:
0: Ignored
1: Initializes the DMAC internal state.
Note: Only write data to this register when the corresponding
channel is not engaged in single operand transfer (the
corresponding DASTS bit in the DMA arbitration status
register (DMASTS) is 0) and DMA transfer is disabled
(the DMST bit in the DMA activation control register
(DMSCNT) is 0 or the DEN bit in DMA control register B
(DMCNTBn) is 0). In other cases, operation is not
guaranteed when data is written to this register.
Rev. 1.00 Mar. 25, 2008 Page 402 of 1868
REJ09B0372-0100