SH7764 Datasheet, PDF (770/1752 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC Engine Family SH-4A Series

Section 19 Ethernet Controller (EtherC)
19.3.6 MAC Address Low Register (MALR)
MALR is a 32-bit readable/writable register that specifies the lower 16 bits of the 48-bit MAC
address. The settings in this register are normally made in the initialization process after a reset.
The MAC address setting must not be changed while the transmitting and receiving functions are
enabled. Return the EtherC and E-DMAC to their initial states by means of the SWR bit in EDMR
before making settings again.
Bit: 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Initial value: 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
R/W: R R R R R R R R R R R R R R R R
Bit: 15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
MA[15:0]
Initial value: 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
R/W: R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
Initial
Bit
Bit Name Value R/W Description
31 to 16 
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
15 to 0 MA[15:0] All 0
R/W MAC Address Bits 15 to 0
These bits are used to set the lower 16 bits of the MAC
address.
If the MAC address is 01-23-45-67-89-AB
(hexadecimal), set H'89AB in this register.
Rev. 1.00 Nov. 22, 2007 Page 714 of 1692
REJ09B0360-0100