English
Language : 

SH7764 Datasheet, PDF (1254/1752 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC Engine Family SH-4A Series
Section 23 G2D
(6) Work Area Start Address Register (WSAR)
Offset:
H'054
Initial Value: Undefined
The work area start address register (WSAR) is a 32-bit readable/writable register which specifies
the memory area to be used as the work area. The physical address set in this register becomes the
physical address for the work coordinate origin. The start physical address (bits A28 to A0) of the
work area is set in 16-byte units. Even in 32-bit addressing mode, write the lower 29 bits of the
specified 32-bit address to bits 28 to 0. Write 0 to the lower four bits. Write 0 to the unused bits
(these unused bits are always read as undefined values.) WSAR retains its value at a reset. Do not
map the work area to a tile addressing area (for details, see section 11, Memory Controller Unit
(MCU)).
Use only the work drawing commands for drawing in the work area. When writing to the work
area by the CPU, avoid the drawing period (from rendering start to TRAP command execution
(including the drawing halt period specified by the NOP/INT command)). Do not use a figure
drawn by a work drawing command as the source figure.
(7) Source Stride Register (SSTRR)
Offset:
H'058
Initial Value: Undefined
The source stride register (SSTRR) is a 32-bit readable/writable register which specifies the stride
of the 2-dimensional source area. SSTRR retains its value at a reset.
Bits 12 to 0—Source Stride (SSTRIDE): These bits specify the stride of the 2-dimensional
source area in pixel units. Set the value in the range of 16 ≤ SSTRIDE ≤ 4096. Write 0 to the
lower four bits (16-pixel units).
When the 2-dimensional source area to be used is mapped to a tile addressing area (for details, see
section 11, Memory Controller Unit (MCU)), only a value of 512, 1024, 2048, or 4096 can be set.
Bits 31 to 13—Reserved: The write value should always be 0. These bits are always read as 0.
(8) Destination Stride Register (DSTRR)
Offset:
H'05C
Initial Value: Undefined
Rev. 1.00 Nov. 22, 2007 Page 1198 of 1692
REJ09B0360-0100