English
Language : 

SH7764 Datasheet, PDF (57/1752 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC Engine Family SH-4A Series
Section 1 Overview
Section 1 Overview
1.1 SH7764 Features
This is a system LSI that integrates a Renesas Technology original RISC CPU core with
peripheral functions required for system configuration.
The CPU in this LSI has a RISC-type (Reduced Instruction Set Computer) instruction set and uses
a superscalar architecture, which greatly improves instruction execution speed. This LSI features
the SH-4A CPU, and it has become possible to assemble low-cost, high-performance, and high-
functioning systems, even for applications that were previously impossible with microprocessors,
such as realtime control, which demands high speeds.
This LSI has a 32-Kbyte instruction cache and a 32-Kbyte operand cache that can be switched
between copy-back and write-through modes. It also has a memory management unit (MMU),
which enables access to a 4-Gbyte virtual address space, a 4-entry fully-associative TLB for
instructions, and a 64-entry fully-associative TLB for both instructions and operands. It includes
16-Kbyte on-chip SRAM, which can be accessed at a high speed and used as the system stack area
or the resident area for the core of the functions requiring high performance.
This LSI also has a 2D graphic engine (G2D) for fast display processing. The pictures drawn by
the G2D can be displayed through the LCD controller (LCDC).
In addition, this LSI provides on-chip peripheral functions necessary for system configuration,
such as an Ethernet controller (EtherC), a USB host interface (supporting V2.0 high speed and full
speed), an ATAPI controller (supporting Ultra DMA), a serial communication interface with FIFO
(SCIF), an I2C bus interface (IIC), a serial sound interface with dedicated DMAC (SSI), a 32-bit
timer (TMU), a watchdog timer (WDT), an interrupt controller (INTC), and I/O ports.
This LSI also provides an external memory access support function to enable direct connection to
various memory devices such as SDRAM or peripheral LSIs.
These on-chip functions significantly reduce costs of designing and manufacturing application
systems.
The features of this LSI are listed in table 1.1.
Rev. 1.00 Nov. 22, 2007 Page 1 of 1692
REJ09B0360-0100