|
SH7263 Datasheet, PDF (921/1862 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series | |||
|
◁ |
Section 18 Serial Sound Interface (SSI)
Figure 18.5 shows Sony format and figure 18.6 shows Matsushita format. Padding is assumed in
both cases, but may not be present in a final implementation if the system word length equals the
data word length.
⢠Sony Format
SCKP = 0, SWSP = 0, DEL = 1, CHNL = 00, SPDP = 0, SDTA = 0
System word length > data word length
SSISCK
SSIWS
SSIDATA
MSB
LSB
MSB
LSB
Next
Data word 1
Padding
Data word 2
Padding
System word 1
System word 2
Figure 18.5 Sony Format
(Transmitted and received in the order of serial data and padding bits)
⢠Matsushita Format
SCKP = 0, SWSP = 0, DEL = 1, CHNL = 00, SPDP = 0, SDTA = 1
System word length > data word length
SSISCK
SSIWS
SSIDATA Prev.
MSB
LSB
Padding
Data word 1
System word 1
MSB
LSB
Padding
Data word 2
System word 2
Figure 18.6 Matsushita Format
(Transmitted and received in the order of padding bits and serial data)
Rev. 2.00 Mar. 14, 2008 Page 887 of 1824
REJ09B0290-0200
|
▷ |