 English |
|
|
|
|
|
|
|
| SH7263 Datasheet, PDF (591/1862 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series | |||
| |||
| ◁ |
Transfer from temporary register
to compare register
Section 11 Multi-Function Timer Pulse Unit 2 (MTU2)
Transfer from temporary register
to compare register
TGRA_3=TCDR+1
TCDR
TGRA_4
TGRC_4
Ta
Tb1
TCNTS
TCNT_3
TCNT_4
Ta
Tb2
Ta
TDDR=1
H'0000
Buffer register TGRC_4
Temporary register TEMP2
Data1
Data1
Data2
Data2
Compare register TGRA_4
Data1
Data2
Output waveform
Output waveform
Output waveform is active-low.
Figure 11.41 Example of Operation without Dead Time
Rev. 2.00 Mar. 14, 2008 Page 557 of 1824
REJ09B0290-0200
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese