SH7263 Datasheet, PDF(384/1862 Page) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SH7263 Datasheet, PDF (384/1862 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series

◁

Section 9 Bus State Controller (BSC)

CKIO

A25 to A0

BA1*1

BA0*2

A12/A11*3

CSn

RASL, RASU

CASL, CASU

RD/WR

DQMxx

D31 to D0

BS

DACKn*4

Tp Tpw Trr Trc

PALL

REF

Trc Trr Trc

REF

Hi-Z

Trc Tmw Tnop Temw Tnop

MRS

EMRS

Notes: 1. Address pin to be connected to pin BA1 of SDRAM.

2. Address pin to be connected to pin BA0 of SDRAM.

3. Address pin to be connected to pin A10 of SDRAM.

4. The waveform for DACKn is when active low is specified.

Figure 9.33 EMRS Command Issue Timing

Rev. 2.00 Mar. 14, 2008 Page 350 of 1824

REJ09B0290-0200

▷