|
SH7263 Datasheet, PDF (102/1862 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series | |||
|
◁ |
Section 2 CPU
Instruction
Instruction Code
Operation
MOV.L Rm,@(R0,Rn) 0000nnnnmmmm0110 Rm â (R0 + Rn)
MOV.B @(R0,Rm),Rn
0000nnnnmmmm1100 (R0 + Rm) â
sign extension â Rn
MOV.W @(R0,Rm),Rn
0000nnnnmmmm1101 (R0 + Rm) â
sign extension â Rn
MOV.L @(R0,Rm),Rn 0000nnnnmmmm1110 (R0 + Rm) â Rn
MOV.B R0,@(disp,GBR) 11000000dddddddd R0 â (disp + GBR)
MOV.W R0,@(disp,GBR) 11000001dddddddd R0 â (disp à 2 + GBR)
MOV.L R0,@(disp,GBR) 11000010dddddddd R0 â (disp à 4 + GBR)
MOV.B
@(disp,GBR),R0 11000100dddddddd (disp + GBR) â
sign extension â R0
MOV.W @(disp,GBR),R0 11000101dddddddd (disp à 2 + GBR) â
sign extension â R0
MOV.L @(disp,GBR),R0 11000110dddddddd (disp à 4 + GBR) â R0
MOV.B R0,@Rn+
0100nnnn10001011 R0 â (Rn), Rn + 1 â Rn
MOV.W R0,@Rn+
0100nnnn10011011 R0 â (Rn), Rn + 2 â Rn
MOV.L R0,@Rn+
0100nnnn10101011 R0 â Rn), Rn + 4 â Rn
MOV.B @-Rm,R0
0100mmmm11001011 Rm-1 â Rm, (Rm) â
sign extension â R0
MOV.W @-Rm,R0
0100mmmm11011011 Rm-2 â Rm, (Rm) â
sign extension â R0
MOV.L @-Rm,R0
0100mmmm11101011 Rm-4 â Rm, (Rm) â R0
MOV.B Rm,@(disp12,Rn) 0011nnnnmmmm0001 Rm â (disp + Rn)
0000dddddddddddd
MOV.W Rm,@(disp12,Rn) 0011nnnnmmmm0001 Rm â (disp à 2 + Rn)
0001dddddddddddd
MOV.L Rm,@(disp12,Rn) 0011nnnnmmmm0001 Rm â (disp à 4 + Rn)
0010dddddddddddd
MOV.B
@(disp12,Rm),Rn 0011nnnnmmmm0001 (disp + Rm) â
sign extension â Rn
0100dddddddddddd
MOV.W
@(disp12,Rm),Rn 0011nnnnmmmm0001 (disp à 2 + Rm) â
sign extension â Rn
0101dddddddddddd
Execu-
tion
Cycles
Compatibility
SH2,
T Bit SH2E SH4 SH-2A
1
⯠Yes Yes Yes
1
⯠Yes Yes Yes
1
⯠Yes Yes Yes
1
⯠Yes Yes Yes
1
⯠Yes Yes Yes
1
⯠Yes Yes Yes
1
⯠Yes Yes Yes
1
⯠Yes Yes Yes
1
⯠Yes Yes Yes
1
⯠Yes Yes Yes
1
â¯
Yes
1
â¯
Yes
1
â¯
Yes
1
â¯
Yes
1
â¯
Yes
1
â¯
Yes
1
â¯
Yes
1
â¯
Yes
1
â¯
Yes
1
â¯
Yes
1
â¯
Yes
Rev. 2.00 Mar. 14, 2008 Page 68 of 1824
REJ09B0290-0200
|
▷ |