English
Language : 

SH7263 Datasheet, PDF (1829/1862 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
Main Revisions for this Edition
Item
16.4.7 Clock
Synchronous
Communication Mode
(3) Data Reception
Page
818
Figure 16.15 Example
of Reception Operation
(Clock Synchronous
Communication Mode)
Figure 16.16 Flowchart 819
Example of Data
Reception (Clock
Synchronous
Communication Mode)
(4) Data
820
Transmission/Reception
Figure 16.17 Flowchart 821
Example of
Simultaneous
Transmission/Reception
(Clock Synchronous
Communication Mode)
Revision (See Manual for Details)
Description amended
… At this time, if the RIE bit is set to 1, an SSRXI interrupt is
generated. The RDRF bit is automatically cleared to 0 by
reading SSRDR.
When the RDRF bit has been set to 1 at the 8th rising edge of
the transfer clock, the ORER bit in SSSR is set to 1. This
indicates that an overrun error (SSERI) has occurred. At this
time, data reception is stopped. …
Figure amended
RDRF
LSI operation
User operation Dummy-read SSRDR
Figure amended
SSRXI interrupt
generated
SSRXI interrupt
generated
Read data from SSRDR
SSRXI interrupt
generated
Read data from SSRDR
[2], [4] Receive error processing:
When a receive error occurs, execute the designated error
processing after reading the ORER bit in SSSR. After that,
clear the ORER bit to 0. While the ORER bit is set to 1,
reception is not resumed.
Description added
… The data transmission/reception is started by writing
transmit data to SSTDR with TE = RE = 1. When the RDRF bit
is set to 1, at the 8th rising edge of the transfer clock the ORER
bit in SSSR is set to 1, an overrun error (SSERI) is generated,
and both transmission and reception are stopped.
Transmission and reception are not possible while the ORER
bit is set to 1. To resume transmission and reception, clear the
ORER bit to 0.
Figure amended
[3] Check the SSU state:
Read SSSR confirming that the RDRF bit is 1.
A change of the RDRF bit (from 0 to 1) can be notified
by SSRXI interrupt.
Rev. 2.00 Mar. 14, 2008 Page 1795 of 1824
REJ09B0290-0200