English
Language : 

SH7263 Datasheet, PDF (1072/1862 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
Section 20 IEBusTM Controller (IEB)
20.3.5 IEBus Master Unit Address Register 2 (IEAR2)
IEAR2 sets the upper eight bits of the master unit address. In master communications, this register
becomes the master address field value. In slave communications, this register is compared with
the received slave address field.
Bit: 7
6
5
4
3
2
1
0
IARU8
Initial value: 0
0
0
0
0
0
0
0
R/W: R/W R/W R/W R/W R/W R/W R/W R/W
Bit
7 to 0
Bit Name
IARU8
Initial
Value R/W
0000 R/W
Description
Upper 8 Bits of IEBus Master Unit Address
Set the upper 8 bits of the master unit address. This
register becomes the master address field value. In
slave communications, the master unit address is
compared with the received slave address field
20.3.6 IEBus Slave Address Setting Register 1 (IESA1)
IESA1 sets the lower four bits of the communications destination slave unit address.
Bit: 7
6
5
4
3
2
1
0
ISAL4
-
-
-
-
Initial value: 0
0
0
0
0
0
0
0
R/W: R/W R/W R/W R/W R
R
R
R
Bit
7 to 4
3 to 0
Bit Name
ISAL4
⎯
Initial
Value R/W
0000 R/W
All 0 R
Description
Lower 4 Bits of IEBus Slave Address
These bits set the lower 4 bits of the communication
destination slave unit address
Reserved
These bits are always read as 0. The write value should
always be 0.
Rev. 2.00 Mar. 14, 2008 Page 1038 of 1824
REJ09B0290-0200