 English |
|
|
|
|
|
|
|
| SH7263 Datasheet, PDF (1742/1862 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series | |||
| |||
| ◁ |
Section 35 Electrical Characteristics
Th
T1
Twx
T2
Tf
CKIO
tAD1
tAD1
A25 to A0
tCSD1
tCSD1
CSn
WEn
tRWD1
tWED1
tWED1
tRWD1
RD/WR
tRSD
tRSD
Read
RD
D31 to D0
tRDS1
tRDH1
tRWD1
tRWD1
Write
RD/WR
tWDD1
tWDH1
D31 to D0
BS
DACKn
TENDn*
tBSD
tDACD
tBSD
tWTH
tWTH
tDACD
WAIT
tWTS
tWTS
Note: * The waveform for DACKn and TENDn is when active low is specified.
Figure 35.19 Bus Cycle of SRAM with Byte Selection (SW = 1 Cycle, HW = 1 Cycle,
One Asynchronous External Wait Cycle, BAS = 0 (Write Cycle UB/LB Control))
Rev. 2.00 Mar. 14, 2008 Page 1708 of 1824
REJ09B0290-0200
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese