|
SH7263 Datasheet, PDF (1264/1862 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series | |||
|
◁ |
Section 25 USB 2.0 Host/Function Module (USB)
(5) Pipe Configuration
⢠On-chip 8-kbyte buffer memory for USB communications
⢠Up to eight pipes can be selected (including the default control pipe)
⢠Programmable pipe configuration
⢠Endpoint numbers can be assigned flexibly to PIPE1 to PIPE7.
⢠Transfer conditions that can be set for each pipe:
PIPE0:
Control transfer, continuous transfer mode, 256-byte fixed single buffer
PIPE1 and PIPE2: Bulk transfers/isochronous transfer, continuous transfer mode,
programmable buffer size (up to 2-kbytes: double buffer can be specified)
PIPE3 to PIPE5: Bulk transfer, continuous transfer mode, programmable buffer size
(up to 2-kbytes: double buffer can be specified)
PIPE6 and PIPE7: Interrupt transfer, 64-byte fixed single buffer
Note: When using isochronous OUT transfer, see section 25.5.1, Note on Using Isochronous
OUT Transfer.
(6) Features of the USB Host Controller
⢠Exclusive communication with a peripheral device with one-to-one connection
⢠Automatic scheduling for SOF and packet transmissions
⢠Programmable intervals for isochronous and interrupt transfers
(7) Features of the USB Function Controller
⢠Control transfer stage control function
⢠Device state control function
⢠Auto response function for SET_ADDRESS request
⢠NAK response interrupt function (NRDY)
(8) Other Features
⢠Automatic recognition of high-speed operation or full-speed operation based on automatic
response to the reset handshake
⢠Transfer ending function using transaction count
⢠DMA transfer termination function
⢠SOF interpolation function
⢠Zero-length packet addition function when ending DMA transfers (DEZPM)
⢠BRDY interrupt event notification timing change function (BFRE)
Rev. 2.00 Mar. 14, 2008 Page 1230 of 1824
REJ09B0290-0200
|
▷ |