SH7263 Datasheet, PDF (1746/1862 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series

Section 35 Electrical Characteristics
CKIO
A25 to A0
A12/A11^*1
Tr
Trw
Tc1
Tcw
t_AD1
Row address
t_AD1
t_AD1
Column address
t_AD1
t_AD1
READA command
Td1
Tde
Tap
t_AD1
CSn
RD/WR
RASU/L
CASU/L
DQMxx
t_CSD1
t_RWD1
t_RASD1
t_RASD1
t_CASD1
t_CASD1
t_DQMD1
D31 to D0
BS
t_BSD
t_BSD
t_CSD1
t_RWD1
t_DQMD1
t_RDS2
tRDH2
CKE
DACKn
TENDn*²
t_DACD
(High)
t_DACD
Notes: 1. An address pin to be connected to pin A10 of SDRAM.
2. The waveform for DACKn and TENDn is when active low is specified.
Figure 35.23 Synchronous DRAM Single Read Bus Cycle
(Auto Precharge, CAS Latency 2, WTRCD = 1 Cycle, WTRP = 1 Cycle)
Rev. 2.00 Mar. 14, 2008 Page 1712 of 1824
REJ09B0290-0200