 English |
|
|
|
|
|
|
|
| SH7263 Datasheet, PDF (376/1862 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series | |||
| |||
| ◁ |
Section 9 Bus State Controller (BSC)
CKIO
Tp
Tpw
Trr
Trc
Trc
Trc
CKE
A25 to A0
A12/A11*1
CSn
RASL, RASU
CASL, CASU
RD/WR
DQMxx
D31 to D0
Hi-z
BS
DACKn*2
Notes: 1. Address pin to be connected to pin A10 of SDRAM.
2. The waveform for DACKn is when active low is specified.
Figure 9.29 Self-Refresh Timing
Rev. 2.00 Mar. 14, 2008 Page 342 of 1824
REJ09B0290-0200
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese