English
Language : 

SH7760 Datasheet, PDF (604/1345 Pages) Renesas Technology Corp – SuperHTM RISC engine
17.3.5 Serial Mode Register (SCSMR)
SCSMR is a 16-bit register used to set the SCIF's serial transfer format and select the baud rate
generator clock source.
SCSMR can always be read from and written to by the CPU.
Bit: 15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
-
-
-
-
-
-
-
- C/A CHR PE O/E STOP - CKS1 CKS0
Initial value: 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
R/W: R
R
R
R
R
R
R
R R/W R/W R/W R/W R/W R R/W R/W
Bit
Bit Name
15 to 8 —
Initial Value R/W
All 0
R
7
C/A
0
R/W
6
CHR
0
R/W
Description
Reserved
These bits are always read as 0. The write value
should always be 0.
Communication Mode
Selects asynchronous mode or synchronous
mode as the SCIF operating mode.
0: Asynchronous mode
1: Synchronous mode
Character Length
Selects 7 or 8 bits as the asynchronous mode
data length. In synchronous mode, the data
length is fixed at 8 bits regardless of the CHR bit
setting. When 7-bit data is selected, the MSB (bit
7) of SCFTDR is not transmitted.
0: 8-bit data
1: 7-bit data
Rev. 1.0, 02/03, page 554 of 1294