|
PXR40RM Datasheet, PDF (837/1434 Pages) Freescale Semiconductor, Inc – PXR40 Microcontroller | |||
|
◁ |
FlexCAN Module
Table 24-12. FLEXCAN_x_ESR Field Descriptions (continued)
Field
Description
23
RX_WRN
Rx Error Counter
This bit indicates when repetitive errors are occurring during message reception.
0 No such occurrence
1 Rx_Err_Counter ï³ï 96
24
IDLE
CAN bus IDLE state
This bit indicates when CAN bus is in IDLE state.
0 No such occurrence
1 CAN bus is now IDLE
25
TXRX
Current FlexCAN status (transmitting/receiving)
This bit indicates if FlexCAN is transmitting or receiving a message when the CAN bus is not in IDLE state. This
bit has no meaning when IDLE is asserted.
0 FlexCAN is receiving a message (IDLE=0)
1 FlexCAN is transmitting a message (IDLE=0)
26â27 Fault Confinement State
FLT_CONF This 2-bit field indicates the Confinement State of the FlexCAN module, as shown below. If the LOM bit in the
Control Register is asserted, the FLT_CONF field will indicate âError Passiveâ. Since the Control Register is not
affected by soft reset, the FLT_CONF field will not be affected by soft reset if the LOM bit is asserted.
00 Error Active
01 Error Passive
1X Bus Off
28 Reserved
29 âBus Offâ Interrupt
BOFF_INT This bit is set when FlexCAN enters âBus Offâ state. If the corresponding mask bit in the Control Register
(BOFF_MSK) is set, an interrupt is generated to the CPU. This bit is cleared by writing it to â1â. Writing â0â has
no effect.
0 No such occurrence
1 FlexCAN module entered âBus Offâ state
30
ERR_INT
Error Interrupt
This bit indicates that at least one of the Error Bits (bits 16-21) is set. If the corresponding mask bit in the Control
Register (ERR_MSK) is set, an interrupt is generated to the CPU. This bit is cleared by writing it to â1â.Writing
â0â has no effect.
0 No such occurrence
1 Indicates setting of any Error Bit in the Error and Status Register
31 Reserved
Freescale Semiconductor
PXR40 Microcontroller Reference Manual, Rev. 1
24-27
|
▷ |