PXR40RM Datasheet, PDF (256/1434 Pages) Freescale Semiconductor, Inc – PXR40 Microcontroller

System Integration Unit (SIU)
SIU_BASE + 0xC00 - SIU_BASE + 0xC3C (16)
R
W
RESET:
0
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15
PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
R
W
RESET:
PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO PGPDO
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 7-28. Parallel GPIO Pin Data Output Register (SIU_PGPDO0 - SIU_PGPDO15)
Table 7-49. SIU_PGPDO0 - SIU_PGPDO15 Field Descriptions
Field
Description
0–31
Pin Data Out. Stores the data to be driven out on the external GPIO pin controlled by this register.
PGPDOx 0 Logic low value is driven on the data out signal for the corresponding GPIO pin when the pin is configured
as an output.
1 Logic high value is driven on the data out signal for the corresponding GPIO pin when the pin is
configured as an output.
7.3.1.31 Parallel GPIO Pin Data Input Register (SIU_PGPDI0 - SIU_PGPDI15)
The GPDIx registers are read-only registers that allow reading of the input state of an external GPIO pin.
These registers access the same GPIO pins accessed by SIU_GPDI0 - SIU_GPDI511 bit registers. The
SIU_GPDI registers should map directly to these registers. See Section 7.3.1.30, Parallel GPIO Pin Data
Output Register (SIU_PGPDO0 - SIU_PGPDO15), for a lookup table and examples.
The GPIO read/write should decode logical addresses to the same physical address of the normal GPIO.
This way both the GPDI and corresponding PGPDI register should be updated on a pin state change when
the IBE is asserted in the corresponding PCR.
SIU_BASE + 0xC40 - SIU_BASE + 0xC7C (16)
R
W
RESET:
0
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15
PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
R
W
RESET:
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI PGPDI
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 7-29. Parallel GPIO Pin Data Input Register (SIU_PGPDI0 - SIU_PGPDI15)
7-74
PXR40 Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor