English
Language : 

PXR40RM Datasheet, PDF (413/1434 Pages) Freescale Semiconductor, Inc – PXR40 Microcontroller
Core (e200z7) Overview
Field
0
MCP
1
IC_DPERR
2
CP_PERR
3
DC_DPERR
4
EXCP_ERR
5
IC_TPERR
6
DC_TPERR
7
IC_LKERR
8
DC_LKERR
9–10
11
NMI
12
MAV
13
MEA
14
15
IF
Table 13-13. Machine Check Syndrome Register (MCSR)
Description
Machine check input pin
Exception
Type1
Recoverable
Async Mchk Maybe
Instruction Cache data array parity error
Async Mchk Precise
Data Cache push parity error
Async Mchk Unlikely
Data Cache data array parity error
Async Mchk Maybe
ISI, ITLB, or Bus Error on first instruction fetch for an
exception handler
Instruction Cache Tag parity error
Async Mchk Precise
Async Mchk Precise
Data Cache Tag parity error
Async Mchk Maybe
Instruction Cache Lock error
Status
—
Indicates a cache control operation or invalidation
operation invalidated one or more locked lines in the
Icache or encountered an uncorrectable lock error, or
that an Icache miss with an uncorrectable lock error
occurred. May also be set on locked line refill error.
Data Cache Lock error
Status
—
Indicates a cache control operation or invalidation
operation invalidated one or more locked lines in the
Dcache or encountered an uncorrectable lock error, or
that an Icache miss with an uncorrectable lock error
occurred. May also be set on locked line refill error.
Reserved, should be cleared.
—
NMI input pin
NMI
—
MCAR Address Valid
Indicates that the address contained in the MCAR was
updated by hardware to correspond to the first detected
Async Mchk error condition
Status
MCAR holds Effective Address
If MAV=1,MEA=1 indicates that the MCAR contains an
effective address and MEA=0 indicates that the MCAR
contains a physical address
Status
Reserved, should be cleared.
Instruction Fetch Error Report
An error occurred during the attempt to fetch an
instruction. This could be due to a parity error, or an
external bus error. MCSRR0 contains the instruction
address.
Error
Report
—
—
—
Precise
Freescale Semiconductor
PXR40 Microcontroller Reference Manual, Rev. 1
13-25