English
Language : 

PXS20RM Datasheet, PDF (889/1368 Pages) Freescale Semiconductor, Inc – PXS20 Microcontroller
FlexRay Communication Controller
Application Write Access (I_ADDR=0x70):
1. FR_PEDRAR:= 0x30E0; // INST=0x3; ADDR=0x70
2. wait until FR_PEDRAR[DAD] == 1; // wait for end of PE DRAM access
3. val = FR_PEDRDR[DATA]; // get read back PE DRAM data
Note: The write access to the PE DRAM triggers an read from PE DRAM in the next cycle, which triggers
the detection of the distorted data.
26.7 Application Information
26.7.1 Initialization Sequence
This section describes the required steps to initialize the CC. The first subsection describes the steps
required after a system reset, the second section describes the steps required after preceding shutdown of
the CC.
26.7.1.1 Module Initialization
This section describes the module related initialization steps after a system reset.
1. Configure CC.
a) configure the control bits in the Module Configuration Register (FR_MCR)
b) configure the system memory base address in System Memory Base Address Register
(FR_SYMBADR)
2. Enable the CC.
a) write 1 to the module enable bit MEN in the Module Configuration Register (FR_MCR)
The CC now enters the Normal Mode. The application can commence with the protocol initialization
described in Section 26.7.1.2, Protocol Initialization.
26.7.1.2 Protocol Initialization
This section describes the protocol related initialization steps.
1. Configure the Protocol Engine.
a) issue CONFIG command via Protocol Operation Control Register (FR_POCR)
b) wait for POC:config in Protocol Status Register 0 (FR_PSR0)
c) configure the FR_PCR0,..., FR_PCR30 registers to set all protocol parameters
2. Configure the Message Buffers and FIFOs.
a) set the number of message buffers used and the message buffer segmentation in the Message
Buffer Segment Size and Utilization Register (FR_MBSSUTR)
b) define the message buffer data size in the Message Buffer Data Size Register (FR_MBDSR)
c) configure each message buffer by setting the configuration values in the Message Buffer
Configuration, Control, Status Registers (FR_MBCCSRn), Message Buffer Cycle Counter
Freescale Semiconductor
PXS20 Microcontroller Reference Manual, Rev. 1
26-177