English
Language : 

PXS20RM Datasheet, PDF (737/1368 Pages) Freescale Semiconductor, Inc – PXS20 Microcontroller
FlexRay Communication Controller
Field
WUPIE
FAFBIE
FAFAIE
RBIE
TBIE
Table 26-17. FR_GIFER field descriptions (continued)
Description
Wakeup Interrupt Enable — This flag controls if the Wakeup Interrupt line is asserted when the
WUPIF flag is set.
0 Disable interrupt line
1 Enable interrupt line
Receive FIFO Channel B Almost Full Interrupt Enable — This flag controls if the RX FIFO B
Almost Full Interrupt line is asserted when the FAFBIF flag is set.
0 Disable interrupt line
1 Enable interrupt line
Receive FIFO Channel A Almost Full Interrupt Enable — This flag controls if the RX FIFO A
Almost Full Interrupt line is asserted when the FAFAIF flag is set.
0 Disable interrupt line
1 Enable interrupt line
Receive Message Buffer Interrupt Enable — This flag controls if the Receive Message Buffer
Interrupt line is asserted when the RBIF flag is set.
0 Disable interrupt line
1 Enable interrupt line
Transmit Message Buffer Interrupt Enable — This flag controls if the Transmit Message Buffer
Interrupt line is asserted when the TBIF flag is set.
0 Disable interrupt line
1 Enable interrupt line
26.5.2.13 Protocol Interrupt Flag Register 0 (FR_PIFR0)
Base + 0x0018
Write: Normal Mode
0
1
2
3
4
5
6
7
8
9
10
11
12
13
R FATL INTL ILCF CSA MRC MOC CCL MXS MTX LTXB LTXA TBVB TBVA TI2
_IF _IF _IF _IF _IF _IF _IF _IF _IF _IF _IF _IF _IF _IF
14
15
TI1 CYS
_IF _IF
W w1c w1c w1c w1c w1c w1c w1c w1c w1c w1c w1c w1c w1c w1c w1c w1c
Reset 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 26-13. Protocol Interrupt Flag Register 0 (FR_PIFR0)
The register holds one set of the protocol-related individual interrupt flags.
Freescale Semiconductor
PXS20 Microcontroller Reference Manual, Rev. 1
26-25