English
Language : 

PXS20RM Datasheet, PDF (706/1368 Pages) Freescale Semiconductor, Inc – PXS20 Microcontroller
Flexible Motor Control Pulse Width Modulator Module (FlexPWM)
values are loaded, or can be manually cleared before a reload by writing a logic 1 to CLDOK. This bit
cannot be written with a zero. LDOK can be set in DMA mode when the DMA indicates that it has
completed the update of all PRSC, INIT, VALx, and FRACx registers. Reset clears LDOK.
1 = Load prescaler, modulus, and PWM values.
0 = Do not load new values.
NOTE
For proper initialization of the LDOK and RUN bits, see Section 25.3.4.5,
Initialization.
25.4.5 Fault Channel Registers
The base address of the fault logic is equal to the base address of the mcPWM plus an offset of $14C.
25.4.5.1 Fault Control Register (FCTRL)
PWM_BASE
+$14C
0
Read
Write
Reset
0
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
FLVL
FAUTO
FSAFE
FIE
000000000000000
Figure 25-64. Fault Control Register (FCTRL)
FLVL - Fault Level
These read/write bits select the active logic level of the individual fault inputs. A reset clears FLVL.
1 = A logic 1 on the fault input indicates a fault condition.
0 = A logic 0 on the fault input indicates a fault condition.
FAUTO - Automatic Fault Clearing
These read/write bits select automatic or manual clearing of faults. A reset clears FAUTO.
1 = Automatic fault clearing. PWM outputs disabled by this fault are enabled when the FFPINx bit
is clear at the start of a half cycle or full cycle depending on the state of the FFULL bits without
regard to the state of FFLAGx bit.
0 = Manual fault clearing. PWM outputs disabled by this fault are not enabled until the FFLAGx
bit is clear at the start of a half cycle or full cycle depending the state of the FFULL bits. This
is further controlled by the FSAFE bits.
FSAFE - Fault Safety Mode
These read/write bits select the safety mode during manual fault clearing. A reset clears FSAFE.
1 = Safe mode. PWM outputs disabled by this fault are not enabled until the FFLAGx bit is clear
and the FFPINx bit is clear at the start of a half cycle or full cycle depending on the state of the
FFULL bits.
25-60
PXS20 Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor