PXS20RM Datasheet, PDF (817/1368 Pages) Freescale Semiconductor, Inc – PXS20 Microcontroller

FlexRay Communication Controller
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0x0 R PPI NUF SYF SUF
FID
0x2
CYCCNT
PLDLEN
0x4
HDCRC
= not used
Figure 26-121. Frame Header Structure (Transmit Message Buffer for Key Slot)
Frame Header Access
The frame header is located in the FlexRay memory area. To ensure data consistency, the application must
follow the write access scheme described below.
For receive message buffers, receive shadow buffers, and receive FIFOs, the application must not write to
the frame header field.
For transmit message buffers, the application must follow the write access restrictions given in
Table 26-94. This table shows the condition under which the application can write to the frame header
entries without corrupting the FlexRay message transmission.
Table 26-94. Frame Header Write Access Constraints (Transmit Message Buffer)
Field
FID
PPI,
PLDLEN,
HDCRC
Single Buffered
Static
Segment
Dynamic
Segment
MB_LCK
Double Buffered
Static Segment
Dynamic Segment
Commit Side Transmit Side Commit Side Transmit Side
POC:config or MB_DIS
POC:config or MB_DIS or
MB_LCK
Frame Header Checks
As shown in Figure 26-120 and Figure 26-121 not all fields in the message buffer frame header are used
for transmission. Some fields in the message buffer frame header are ignored, some are used for
transmission, and some of them are checked for correct values. All checks that will be performed are
described below.
For message buffers assigned to the key slot, no checks will be performed.
The value of the FID field must be equal to the value of the corresponding Message Buffer Frame ID
Registers (FR_MBFIDRn). If the CC detects a mismatch while transmitting the frame header, it will set
the frame ID error flag FID_EF in the CHI Error Flag Register (FR_CHIERFR). The value of the FID field
will be ignored and replaced by the value provided in the Message Buffer Frame ID Registers
(FR_MBFIDRn).
For transmit message buffers assigned to the static segment, the PLDLEN value must be equal to the value
of the payload_length_static field in the Protocol Configuration Register 19 (FR_PCR19). If this is not
fulfilled, the static payload length error flag SPL_EF in the CHI Error Flag Register (FR_CHIERFR) is set
when the message buffer is under transmission. A syntactically and semantically correct frame is generated
Freescale Semiconductor
PXS20 Microcontroller Reference Manual, Rev. 1
26-105